The three dimensional circuit (3D-IC) brings forth new challenges to physical design such as allocation and management of through-silicon-vias (TSVs). Meanwhile, the thermal issues in 3D-IC becomes significant necessitating the use of active cooling schemes such as micro-channel liquid coolings. Both TSVs and micro-channels go through the interlayer regions of 3D-IC resulting in potential resource conflict. This paper investigates the co-optimization of TSV assignment to interlayer nets and micro-channel allocation such that both wirelength and micro-channel cooling energy are co-optimized. We propose a multi-commodity flow based formulation to solve the co-optimization. The experimental results show that, our approach achieves 51% cooling power savings or 6.08% wire length reduction compared with the approaches that assign TSVs and allocate micro-channels separately.
INTRODUCTION
3D-IC contains two or more layers of active silicon stacked vertically. It provides several advantages including faster on-chip communication and heterogeneous integration, etc. Several research directions are being pursued that attempt to develop effective tools for 3D-IC physical design. One noteworthy problem in this regard is allocation and management of TSVs that enable communication between layers.
Despite significant potential performance improvement, stacked 3D structures bring forth new challenges pertaining to the removal of high heat density resulting from several stacks of chips. Micro-channel based liquid cooling, where micro-scale channels are embedded in the interlayer regions of 3D-ICs, is capable of removing significantly higher power levels by pumping coolant through these channels. Micro-channel uses extra energy for performing chip cooling. Its effectiveness strongly depends on the structure and locations of micro-channels. Recently some research has been done to address the problem of micro-channel placement to satisfy thermal constraints at minimum pumping energy while accounting for constraints imposed by existing TSVs [1] [2] . These works show that the cooling effectiveness of micro-channels critically depend on the locations of TSVs, and hence properly allocating TSVs can help reduce the required pumping power.
TSVs impose significant constraints on how and where the micro-channels can be located, and form obstacles to the microchannel placement since the micro-channels cannot be placed at the locations of TSVs. Conventional approaches for interlayer net to TSV assignment do not consider the possibility of adding micro-channels in the interlayer regions. Such approaches can have the following detrimental effects:
1. If TSVs are placed surrounding thermally critical areas, micro-channels would fail to reach these areas thereby resulting in hotspots.
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2. In order to fix the thermal hotspots in areas where microchannels cannot reach, we need to increase the fluid flow rate or place more micro-channels in the surrounding regions, resulting in a significant increase in cooling energy. The existing works on micro-channel allocation assume that the TSV locations have already been decided before micro-channel allocation and then place micro-channels in the remaining areas [2] . Existing works on TSV allocation ignore this possible resource conflict with micro-channels [3] [4] . Two trivial approaches for allocating TSVs to nets and micro-channels to interlayer regions together can be conceived as follows: TSV first approach and Micro-channel first approach. If micro-channels are allocated before TSVs, there is a possibility of increase in wirelength since the available whitespace for TSVs shrinks due to the existence of micro-channels which deter allocation of TSVs in those areas. A TSV first approach also has disadvantages. If TSVs are placed only to minimize the wirelength (as is the case in previous approaches in [3] [4]), they might be placed in some thermally critical regions, and therefore micro-channels will fail to reach these regions thereby resulting in thermal violation or hotspots. In order to cool the hotspot area, we may need to increase the flow rate through micro-channels, which results in increase in cooling energy consumption. The location of TSVs is essentially decided by the allocation of interlayer nets to TSVs. The exiting works for Post Placement TSV allocation (which ignore the possibility of allocating channels) and micro-channel placement (which assume the TSV locations to be fixed) do not consider the possibility of combining these steps for obtaining better results.
In this paper, we investigate co-optimization of TSV assignment and micro-channel allocation simultaneously such that the total wirelength is minimized, and maximizing the micro-channel cooling effectiveness. TSV assignment corresponds to allocating interlayer nets to TSVs and deciding their locations. To the best of our knowledge, this is the first work that explores the electrical and cooling aspects of 3D-IC together. To solve this complex optimization problem, we propose a multi-commodity min-cost flow based algorithm.
CO-OPTIMIZATION ALGORITHM
We use multi-commodity min-cost flow (MCMCF) to solve the TSV assignment and micro-channel placement co-optimization. Given: a) the 3D-IC structure, b) potential locations of TSVs and micro-channels, c) the interlayer netlist and d) thermal criticality factor g(i, j) of each micro-channel (i, j), the MCMCF problem is illustrated in Fig. 1 and 2 . Fig. 1 illustrates a 3D-IC grid structure with three active layers and two interlayer nets along with four potential TSVs and sixteen potential micro-channels. We instantiate a MCMCF formulation as follows.
For each net, we allocate one unit of unique commodity flow. The flow network has one node for each terminal of the nets and potential TSV locations. We assume that the net terminal in the higher layer is the source of this one unit flow and net terminal in the lower layer is the sink. For the example in Fig. 1 , the flow network is illustrated in Fig. 2 which indicates that net1 and net2 terminals in the top layer are sources. They are connected by directional edges to the TSV nodes in that active layer. If the nets span multiple layers, the TSVs in this layer would connect to the TSVs in the layer just below to transfer the signal. Finally sink terminals of nets are also connected to TSVs in that layer. Let us ignore the presence of micro-channels for now. The problem of allocating nets to TSVs can be modeled as a MCMCF (illustrated in Fig. 2(a) ). Let the cost of each net-TSV or TSV-TSV edge be the half perimeter bounding box between the two. Let each TSV node have a capacity of 1. Also all edges have an individual commodity capacity as 1 and a total capacity as 1. The MCMCF solution that sends the unique commodity flow from each net source to the corresponding net sink on the network in Fig. 2(a) at the minimum total cost corresponds to the net to TSV assignment with minimum total wirelength. A total unity capacity for each TSV node ensures that only one net is allocated to it. The micro-channel is allocated an additional flow commodity. Fig. 2(b) indicates the process of accounting for micro-channels in the flow network of Fig. 2(a) . The figure shows the top view of an interlayer region where the micro-channels are located and potentially conflict with TSVs. The micro-channels span the entire length of the chip in the fluid flow direction. If there is even one TSV allocated in this path, a channel cannot be allocated. We instantiate a source at the beginning of each potential channel location and a sink at the end. This source contains a unique commodity corresponding to the fluid flow. Several paths exist between the source and sink for each channel. The simplest path is the one that goes through all the grids that span the entire length of the chip. Some of these grids are potential TSV locations and have other nets/TSVs connected to them by way of directional edges (as indicated in Fig. 2(a) ). The fluid flow edges are directed longitudinally while the net interconnection edges are directed vertically. As indicated earlier, the TSV nodes have a total capacity of one. The longitudinal edges that represent fluid flow have unit capacity for the fluid flow commodity while 0 capacity for all the net commodities. The fluid flow edges that connect the adjacent grids (direct edges in Fig. 2(b) ) have a cost of 0. Now each intermediate grid in this direct path is also connected directly to the fluid sink for that channel through offset edges. This edge also has a fluid commodity capacity of 1 and net commodity capacity of 0. The cost of this edge g(i, j) represents the cooling demand for that channel. All the edges that represent net-TSV or TSV-TSV connection have a fluid flow commodity capacity as 0. Now the cheapest way of sending a fluid flow commodity from source to sink is to follow the simple path that spans all the adjacent nodes. The cost of this path is 0 but it forces us to use all the potential TSV nodes on the path since they have a total capacity as 1. Hence none of these potential TSV nodes can be used for net interconnection. On the other hand, if any one of these nodes has been allocated to a net, a fluid commodity cannot go through this simple path and has to take offset edges to the sink. Any such alternative path has a cost of g(i, j) which represents the price that we pay by not having a channel at that location since we would rather use some of the TSV on the channel path for routing nets.
Sending min-cost multi-commodity flow on this network results in an allocation of nets to TSVs and micro-channels to channel locations such that the total cost is minimized. This cost is a combination of g(i, j) and bounding box wirelength, and represents a balance between cooling and wirelength.
EXPERIMENTAL RESULTS
In our experiment, we tested both two-layer and three-layer 3D-ICs. We use IBM-PLACE 2.0 circuits with placement information as the benchmark [5] . For each test, we choose two or three circuits from ibm01 − ibm10 circuits, each circuit corresponds to one 3D-IC layer. Based on the placement information, we find the whitespace between layout, which are basically the potential TSV locations. The number of potential TSV locations ranges from around 50-1000. We also randomly generate 30-200 interlayer nets. To obtain the power profiles for each layer, we randomly assign a value for each cell as the power density for the cell. The chip dimension is 9×9mm 2 . The micro-channel width × height is 100 × 100µm 2 , and the diameter of TSV is 10µm. The maximum temperature constraint Tmax is 85℃.
For each benchmark, we test three approaches to compare the wirelength and pumping power:our co-optimization approach, TSV first approach and Micro-channel (MC) first approach. For each approach, once we obtained the TSV assignment result, we route the interlayer nets to the TSVs in each layer separately using Labyrinth 2D router [6] to obtain the total wirelength (W L). We also estimate the pumping power Qpump based on the number of channels used and the given pressure drop. Table 1 shows the comparison of wirelength and micro-channel cooling power for the three approaches. Compared with TSV first approach, our approach achieves 50.6% pumping power savings only at a cost of 0.9% wirelength increase. Compared with MC first approach, our approach achieves 6.08% wirelength reduction at a cost of 27% pumping power increase. Moreover, for benchmarks where thermal violations occur using TSV first approach, using our approach could reduce the temperature below thermal constraints without consuming excessive pumping power.
